CAPSL Probabilistic Spin Logic for Low-Energy Boolean and Non-Boolean Computing

CAPSL-T2: P-transistors for PSL Implementation

At the heart of the proposed hardware are two units – a write-unit and a read-unit. In this theme, we will focus on the development of a read-unit that can be connected to the write-unit. The focus of this theme is to work closely together with the members of the Materials Development for Probabilistic Spin Logic Devices theme to provide feedback for the materials effort and to demonstrate experimentally the implementation of a p-bit.